

EUROPEAN PATENT OFFICE

Patent Abstracts of Japan

PUBLICATION NUMBER : 11249760
PUBLICATION DATE : 17-09-99


APPLICATION DATE : 27-02-98
APPLICATION NUMBER : 10047311

APPLICANT : YOKOGAWA ELECTRIC CORP;

INVENTOR : HAYASHI SHUNSUKE;

INT.CL. : G06F 1/18 G06F 3/00

TITLE : NEST



ABSTRACT : PROBLEM TO BE SOLVED: To attain the normal transmission of signals despite the use of an inexpensive output buffer having small drive capability by preparing plural bus signal lines on a back board and decreasing the number of cards which are connected to the bus signal lines.

SOLUTION: A slot includes a slave-only slot 21 where only a slave card is inserted and a master enable slot 22 where the slave card and a master card can be inserted. The slot addresses are allocated to both slots 21 and 22. A nest is internally divided into two groups, i.e., a 0-system of even numbered slot addresses and a 1-system of odd numbered slot addresses, and the bus signal lines 23 and 24 are prepared for both 0-system and 1-system respectively. Then the slave card is connected to only one of both lines 23 and 24, and the master card can be connected to both lines 23 and 24 and can communicate with them. In such a constitution, the number of cards which are connected to the lines 23 and 24 can be decreased.

COPYRIGHT: (C)1999,JPO